|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| A | B | C | D | O/P |
| 0 | 0 | 0 | 0 | 1000 |
| 0 | 0 | 0 | 1 | 1000 |
| 0 | 0 | 1 | 0 | 1000 |
| 0 | 0 | 1 | 1 | 1000 |
| 0 | 1 | 0 | 0 | 1000 |
| 0 | 1 | 0 | 1 | 1000 |
| 0 | 1 | 1 | 0 | 1000 |
| 0 | 1 | 1 | 1 | 1000 |
| 1 | 0 | 0 | 0 | 1000 |
| 1 | 0 | 0 | 1 | 1000 |
| 1 | 0 | 1 | 0 | 1000 |
| 1 | 0 | 1 | 1 | 1000 |
| 1 | 1 | 0 | 0 | 1000 |
| 1 | 1 | 0 | 1 | 1000 |
| 1 | 1 | 1 | 0 | 1000 |
| 1 | 1 | 1 | 1 | 1000 |

**MODIFIED ANDERSON’S PUF**

Results for region 1 of Xilinx X0Y0 to X28Y40 slice:

|  |  |
| --- | --- |
| Input | Output |
| 00000000 | 10000100 |
| 00000001 | 10000100 |
| 00000010 | 10000100 |
| 00000011 | 10000100 |
|  |  |
|  |  |

Results for region 2 of Xilinx X0Y41 to X28Y79 slice:

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| A | B | C | D | O/P |
| 0 | 0 | 0 | 0 | 1000 |
| 0 | 0 | 0 | 1 | 1000 |
| 0 | 0 | 1 | 0 | 1000 |
| 0 | 0 | 1 | 1 | 1000 |
| 0 | 1 | 0 | 0 | 1000 |
| 0 | 1 | 0 | 1 | 1000 |
| 0 | 1 | 1 | 0 | 1000 |
| 0 | 1 | 1 | 1 | 1000 |
| 1 | 0 | 0 | 0 | 1000 |
| 1 | 0 | 0 | 1 | 1000 |
| 1 | 0 | 1 | 0 | 1000 |
| 1 | 0 | 1 | 1 | 1000 |
| 1 | 1 | 0 | 0 | 1000 |
| 1 | 1 | 0 | 1 | 1000 |
| 1 | 1 | 1 | 0 | 1000 |
| 1 | 1 | 1 | 1 | 1000 |

Results for region 3 of Xilinx X32Y0 to X52Y40 slice:

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| A | B | C | D | O/P |
| 0 | 0 | 0 | 0 | 1000 |
| 0 | 0 | 0 | 1 | 1000 |
| 0 | 0 | 1 | 0 | 1000 |
| 0 | 0 | 1 | 1 | 1000 |
| 0 | 1 | 0 | 0 | 1000 |
| 0 | 1 | 0 | 1 | 1000 |
| 0 | 1 | 1 | 0 | 1000 |
| 0 | 1 | 1 | 1 | 1000 |
| 1 | 0 | 0 | 0 | 1000 |
| 1 | 0 | 0 | 1 | 1000 |
| 1 | 0 | 1 | 0 | 1000 |
| 1 | 0 | 1 | 1 | 1000 |
| 1 | 1 | 0 | 0 | 1000 |
| 1 | 1 | 0 | 1 | 1000 |
| 1 | 1 | 1 | 0 | 1000 |
| 1 | 1 | 1 | 1 | 1000 |

Results for region 4 of Xilinx X32Y41 to X52Y79 slice:

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| A | B | C | D | O/P |
| 0 | 0 | 0 | 0 | 1000 |
| 0 | 0 | 0 | 1 | 1000 |
| 0 | 0 | 1 | 0 | 1000 |
| 0 | 0 | 1 | 1 | 1000 |
| 0 | 1 | 0 | 0 | 1000 |
| 0 | 1 | 0 | 1 | 1000 |
| 0 | 1 | 1 | 0 | 1000 |
| 0 | 1 | 1 | 1 | 1000 |
| 1 | 0 | 0 | 0 | 1000 |
| 1 | 0 | 0 | 1 | 1000 |
| 1 | 0 | 1 | 0 | 1000 |
| 1 | 0 | 1 | 1 | 1000 |
| 1 | 1 | 0 | 0 | 1000 |
| 1 | 1 | 0 | 1 | 1000 |
| 1 | 1 | 1 | 0 | 1000 |
| 1 | 1 | 1 | 1 | 1000 |